5

WHAT IS CLAIMED IS:

1. A method of preparing operands that are represented in two's complement format for use in binary arithmetic, comprising:

for each operand, determining whether an original value thereof is within a predetermined proximity of a maximum positive/maximum negative value boundary associated with the two's complement format; and

if any of the original operand values is within the predetermined proximity, adjusting all of the original operand values to produce respectively corresponding adjusted operand values and providing the adjusted operand values for use in a binary arithmetic operation.

- 2. The method of Claim 1, wherein none of the adjusted operand values are within the predetermined proximity of the maximum positive/maximum negative value boundary.
- 3. The method of Claim 1, wherein the adjusted operand values require less bits than the respectively corresponding original operand values.
- 4. The method of Claim 3, wherein the original operand values require 8 bits and the adjusted operand values require 7 bits.

5

- 5. The method of Claim 1, wherein said adjusting step includes adding a common value to each of the original operand values to produce the respective adjusted operand values.
 - 6. The method of Claim 5, wherein the common value is one of 64 and 128.
- 7. The method of Claim 1, wherein said adjusting step includes subtracting a common value from each of the original operand values to produce the respective adjusted operand values.
 - 8. The method of Claim 7, wherein the common value is 64.
- 9. The method of Claim 1, wherein the binary arithmetic operation includes an operation performed by an extrinsic block of a turbo decoder.
- 10. The method of Claim 9, wherein the operands are state metrics calculated by the turbo decoder for input to the extrinsic block.
- 11. An apparatus for preparing operands that are represented in two's complement format for use in binary arithmetic, comprising:

an input for receiving the operands;

Clarino 11-17
703/550

logic coupled to said input for determining, for each operand, whether an original value thereof is within a predetermined proximity of a maximum positive/maximum negative value boundary associated with the two's complement format;

an adjuster coupled to said logic and responsive to a determination by said logic that any of the original operand values is within the predetermined proximity for adjusting all of the original operand values to produce respectively corresponding adjusted operand values; and

an output coupled to said adjuster for providing the adjusted operand values for use in a binary arithmetic operation.

- 12. The apparatus of Claim 11, wherein said logic includes a plurality of AND gates having respective outputs coupled to respective ones of a plurality of OR gates.
- 13. The apparatus of Claim 11, wherein none of the adjusted operand values are within the predetermined proximity of the maximum positive/maximum negative value boundary.
- 14. The apparatus of Claim 11, wherein the adjusted operand values require less bits than the respectively corresponding original operand values.

15

5

- 15. The apparatus of Claim 11, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.
- 16. The apparatus of Claim 11, wherein said adjuster is operable for subtracting a common value from each of the original operand values to produce the respective adjusted operand values.
- 17. The apparatus of Claim 16, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.
- 18. A maximum a posteriori decoder, comprising:

 an alpha block for producing alpha state metrics in two's complement format;

 a beta block for producing beta state metrics in two's complement format;

 an extrinsic block having an input coupled to said alpha block and said beta

 block for receiving said alpha state metrics and said beta state metrics as operands, said

 extrinsic block responsive to said operands for producing extrinsics data; and

said extrinsic block including logic coupled to said input for determining, for each operand, whether an original value thereof is within a predetermined proximity of a maximum positive/maximum negative value boundary associated with the two's

complement format, and an adjuster coupled to said logic and responsive to a determination by said logic that any of the original operand values is within the predetermined proximity for adjusting all of the original operand values to produce respectively corresponding adjusted operand values for use in producing the extrinsics data.

19. The decoder of Claim 18, wherein none of the adjusted operand values are

within the predetermined proximity of the maximum positive/maximum negative value

boundary.

- 20. The decoder of Claim 18, wherein the adjusted operand values require less
- bits than the respectively corresponding original operand values.
- 21. The decoder of Claim 18, wherein said adjuster is operable for adding a

common value to each of the original operand values to produce the respective adjusted

operand values.

22. The decoder of Claim 18, wherein said adjuster is operable for subtracting a

common value from each of the original operand values to produce the respective adjusted

operand values.

23. The decoder of Claim 22, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.